Besi Improved Memory Chip Manufacturing with Multiphysics Simulation
Stefan Behler, Besi, Switzerland
As memory chips become smaller and smaller, designers must ensure that the chips stay intact during the manufacturing process. Besi develops equipment and assembly processes for substrate and wafer packaging production in markets such as consumer electronics, automotive, industrial, and solar energy. Stefan Behler, a senior expert process engineer, used multiphysics simulation to explore and optimize a new way of peeling off the tape on a memory chip that results in less deformation of the dies. This new method is now used by semiconductor packaging factories all over the world.
Suggested Stories
Simulating Laser-Material Interactions
California-based Lawrence Livermore National Laboratory (LLNL) oversees the National Ignition Facility (NIF), which ...
Precision Performance: The Pursuit of Perfect Measurement
Brüel & Kjær, a manufacturer of transducers, microphones, and other instruments and software for sound and ...
Developing Better Resonators for CMOS Technology
Sub-GHz technologies are used by the billions for home automation, infrastructure monitoring, and more. This growing ...
Fully Coupled Hydromechanical Modeling of Fractured Media
Dr. Qinghua Lei of ETH Zürich demonstrates a novel method for modeling fully coupled hydromechanical processes in ...
