Besi Improved Memory Chip Manufacturing with Multiphysics Simulation
Stefan Behler, Besi, Switzerland
As memory chips become smaller and smaller, designers must ensure that the chips stay intact during the manufacturing process. Besi develops equipment and assembly processes for substrate and wafer packaging production in markets such as consumer electronics, automotive, industrial, and solar energy. Stefan Behler, a senior expert process engineer, used multiphysics simulation to explore and optimize a new way of peeling off the tape on a memory chip that results in less deformation of the dies. This new method is now used by semiconductor packaging factories all over the world.
Suggested Stories
Designing the Sound Absorption of Microlattice Structures
Using numerical simulation, you can design microlattice structures with sound-absorbing properties, and then print ...
Using Multiphysics Simulation to Prevent Building Damage
In addition to surviving normal winters, a strong building must be able to survive the worst winters expected in a 50 ...
Keynote: Using COMSOL Multiphysics® for Circuit Board Thermal Analysis
The aerospace and defense industry requires stronger circuit boards than those needed for everyday electronics due to ...
Democratizing Simulation with Applications
Veryst Engineering, AltaSim Technologies, and GLL Bio-Med Analytics build applications in COMSOL Multiphysics ...
